### **PCT**


# WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



#### INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6;		(11) International Publication Number: WO 97/22993
H01L 21/58	A1	(43) International Publication Date: 26 June 1997 (26.06.97)
(21) International Application Number: PCT/EP95/04972 (22) International Filing Date: 15 December 1995 (15.12.95)		DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).
(71) Applicant (for all designated States except IT US): NATIONAL BUSINESS MACHINES CORPO [US/US]; Old Orchard Road, Armonk, NY 10504	RATIC	
(71) Applicant (for IT only): IBM SEMEA S.P.A. [IT. Tolmezzo, 15, 1-20132 Milano (IT).	/ITJ; V	
(72) Inventor; and (75) Inventor/Applicant (for US only): OGGIONI, Stefano Via Brenta, 13, 1-20059 Vimercate (IT).	o [IT/I]	
(74) Agent: ZERB1, Guido, Maria; Intellectual Proper IBM United Kingdom Limited, Hursley Park, W Hampshire SO21 2JN (GB).		

### (54) Title: ELECTRONIC PACKAGE WITH SPACER MEANS



#### (57) Abstract

An electronic package, particularly a BGA, including a die device (110) attached to a substrate (120) by means of an attach material (210), commonly a glue. This glue layer (210) includes spacer means (310) providing a high thick glue layer setting a required stand-off between the die device (110) and the substrate (120). These spacer means are preferably small spheres made of glass or corundum, with a diameter comprised between 20µm and 130µm. At least three spheres are required for determining a sitting plane for the die device (110); the possible quantity of included spacer means (310), without affecting the functionality of the glue material in its performances as adhesion, heat transfer, electrical conductivity, is up to the 30 % of the total volume of the attach material (210) between the die device (110) and the substrate (120).

# FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AM	Armenia	GB	United Kingdom	MW	Malawi
AT	Austria	GE	Georgia	MX	Mexico
AU	Australia	GN	Guinea	NE	Niger
BB	Barbados	GR	Greece	NL	Netherlands
BE	Belgium	ĦU	Hungary	NO	Norway
BF	Burkina Faso	1E	Ireland	NZ	New Zealand
BG	Bulgaria	IT	Italy	PL	Poland
BJ	Benin	JP	Japan	PT	Portugal
BR	Brazil	KE	Kenya	RO	Romania
BY	Belarus	KG	Kyrgystan	RU	Russian Federation
CA	Canada	KP	Democratic People's Republic	SD	Sudan
CF	Central African Republic		of Korea	SE	Sweden
CG	Congo	KR	Republic of Korea	SG	Singapore
CH	Switzerland	K2	Kazakhstan	SI	Slovenia
Cl	Côte d'Ivoire	LI	Liechtenstein	SK	Slovakia
CM	Cameroon	LK	Sri Lanka	SN	Senegal
CN	China	LR	Liberia	S7.	Swaziland
CS	Czechoslovakia	LT	Lithuania	TD	Chad
CZ	Czech Republic	LU	Luxembourg	TG	Togo
DE	Germany	LV	Latvia	TJ	Tajikistan
DK	Denmark	MC	Моласо	TT	Trinidad and Tobago
EE	Estonia	MD	Republic of Moldova	UA	Ukraine
ES	Spain	MG	Madagascar	UG	Uganda
FI	Finland	ML	Mali	US	United States of America
FR	France	MN	Mongolia	UZ	Uzbekistan
GA	Gabon	MR	Mauritania	VN	Viet Nam

10

15

 $2.0^{\circ}$ 

25

30

1

### ELECTRONIC PACKAGE WITH SPACER MEANS

The present invention relates to an electronic package and particularly, but not exclusively, to an electronic package including at least one die device having a first CTE (Coefficient of Thermal Expansion) and a substrate having a second CTE, said die device being attached to said substrate by means of an intermediate layer including an attach material having a third CTE greater than the lower between said first and said second CTE.

The use of an attach material, such as a glue, is common in electronic packaging applications for attaching die devices or components to a substrate, particularly in Ball Grid Array (BGA) packages.

BGA packages or modules are a quite recent development in the electronic packaging industry replacing the current products as the Quad Flat Packs (QFP). The main difference is the connection system to the printed circuit board (PCB), also called second level attachment, that is made through eutectic Tin Lead alloy balls arranged in a matrix lay-out on the bottom side of a substrate, instead of metal leads placed along the peripheral edge of the plastic component body. One or more die devices are then attached on the top side of the substrate by means of a glue layer. BGA and QFP packages are described in "Circuits Assembly (USA) - Vol.6, No.3 March 1995 Pag. 38-40".

A problem in these electronic packages is due to the difference of the Coefficient of Thermal Expansion (CTE) of the substrate and the die device. The difference of the Coefficient of Thermal Expansion creates regions where strains are resulting from the presence of a first stiffener material that reduces the normal expendability of the second material.

This problem is particular serious in BGA packages, where these strains are acting on the balls connecting the module to the Printed Circuit Board, causing these balls connections starting to fracture for fatigue, particularly after thermal power-on/power-off cycling. All the eutectic balls included

2

in corresponding area of the attached die to the substrate have cracks, exposing the BGA package to reliability problems. The driver for these cracks is the different Coefficient of Thermal Expansion of the die device that is lower than the substrate. The result of this expendability mismatch is a localized stiffness of the substrate that is not allowed to expand as it would without the die presence. When this module is attached to a printed circuit mother board, that is also made with epoxy woven fiberglass laminate, the module and the board should be in an ideal situation and should expand at the very same range of CTE values: unfortunately in the module area underneath the die device the substrate material behaves with a different CTE. All the balls connections within this area are then exposed to a strain driven by the unequal material expansion factors where the balls two ends are attached to. All the balls placed underneath the die attach area ended up with their fracture for fatigue with a resulting reliability exposure for the user or driving the non utilization of those module Input/Outputs.

5

10

15

. 20

25

30

35

The solution known in the art for relieving the stiffness driven by the attached die device to the substrate is that of using a thick layer of solder mask to create a cushion effect between the die device rigidity and the This solution involves the use of a special expendability. solder mask (dry films) in order to increase the thickness of the protective material layer on the module substrate top side; the die device is then attached to a layer of this insulating material. This solution proved to work at a relatively low cost; the working thicknesses are achievable with some materials and related processes only, but once they are implemented no further special precautions/process steps are required.

A drawback with this prior art is the lower capability of thermal dissipation of the package, because heat can be dissipated through the module substrate core only. In addition, the insulating material layer thickness reduces the number of the possible applications.

In order to avoid the previously mentioned heat transfer problems, instead of having a thick layer of insulating extra material, a different solution would be to increase the thickness of the attach material that has a compatible CTE with the substrate material; this material may have elastic properties, being also thermally conductive. The difficulty of this approach is due to the fact that the attach material has a medium low viscosity, so that the die can easily float above the glue dot or sink in it causing a scrap part.

5

10

15

20

25

30

35

A solution would require the usage of Computer Numeric Controlled (CNC) machines capable of placing the die on a theoretical plane within the glue dot; unfortunately either the substrate and the die device thicknesses have wide the resulting glue thickness tolerances making theoretical. The same result would be achieved with a cheaper machine working with a positive mechanical stop, variability of the two thicknesses will affect the final Either equipment supported solutions do not guarantee that the planned stand off is not affected by the polymerization process of the glue resin. In addition, they involve a high cost versus the resulting low process control and the high impact on the product price, well above the target for this low cost electronic package.

The above drawbacks of the prior art are overcome by the invention as claimed. Accordingly, the present invention provides an electronic package as set out above which is characterized in that said intermediate layer further includes spacer means for spacing said die device form said substrate.

These spacers means are not collapsible inclusion within the attach material, stopping the die device sinking in it and automatically setting the required stand-off of die attach material between the die device and the substrate, providing a high thick attach material layer.

This attach material layer provides a cushion effect between the die device and the substrate; the present invention allows then obtaining strain relieved packages in the die attach area, with the result of avoiding fatigue

4

failures.

10

15

20

25

35

It should be noted that the proposed invention is fully compatible with the existing materials and does not affect their physical and chemical properties. It is a low cost and of an extremely easy implementation. In addition, this technique guarantee a silicon chip planarity with better yield in automatic bonding operation reducing the silicon tilt yield detractor.

The solution according to the present invention may be applied both when the substrate is more rigid that the device and on the contrary when the substrate material has a CTE lower that the CTE of the die device material.

Typically, said first CTE is lower than said second CTE. The substrate materials commonly used in fact are rigid, having a high CTE, such as plastic material, fiberglass laminate, epoxy reinforced woven fiberglass laminate, ceramic, polyimide, alumina. On the contrary, the die device is typically realized with a material having a lower CTE, for example Silicon, Germanium or Gallium Arsenide.

In a particular embodiment of the present invention, said attach material is a glue, such as a thermoplastic glue, a termoset glue or a mix of thermoplastic and termoset materials; typically, the glue is an epoxy glue, generally loaded with Silver particles for a better heat dissipation.

Advantageously, said spacer means have a fourth CTE not greater than said third CTE.

This feature reduces the risk of any detachment of the die device from the substrate, due to the expendability of the spacers.

Particularly, said spacer means are made of glass or corundum.

The glass is useful in the case the CTE has to be driven by the compatibility with the composite laminate fiberglass material; the corundum is preferred in the case the CTE has to be the closest possible to the Silicon or Alumina CTE.

Advantageously, the volume of said spacer means is not more that the 30% of the volume of said intermediate layer.

10

15

20

25

30

35

This quantity of included spacer means does not affect the functionality of the attach material in its performances as adhesion, heat transfer and electrical conductivity.

Different types of spacer means may be used according to the present invention, such as rods, cubes; in an advantageous embodiment, said spacer means include at least three spheres.

These spheres may be easily mixed to the attach material and does not have any problem in the dispensing of the same attach material onto the substrate; in addition, they have a very low cost being commonly used for sandblasting operations. The number of three spheres per dispensed attach material spot is in addition useful for determining a sitting plane for the die device.

These balls can be mixed or added to the die attach glue with a predetermined diameter based on the targeted glue thickness. Typically, said spheres have a diameter comprised between 20µm and 130µm.

In a particular advantageous embodiment of the present invention, said electronic package is a BGA.

The application of this solution to a BGA package allows obtaining strain relieved BGA in the die attach area, with the result of avoiding fatigue failures at second level connection joints. All the balls placed underneath the die attach area are then available, increasing the Input/Output capability of the electronic package and allowing production of smaller BGA.

The present invention also provides a method of manufacturing an electronic package including a die device having a first CTE (Coefficient of Thermal Expansion) and a substrate having a second CTE, said method including the steps of dispensing an attach material onto said substrate, said attach material having a third CTE greater than the lower between said first and said second CTE, attaching said die device to said substrate by means of said attach material, characterized by the step of mixing spacer means into said attach material for spacing said die device form said substrate.

The packaging method according to the present invention

6

does not require any additional step of forming a dry film onto the substrate; in addition, it is fully compatible with the current processes and related equipment used in the industry.

Advantageously, said step of mixing is performed before said step of dispensing. This embodiment it is low cost and does not require any additional equipment for placing the spacer means in the attach material after dispensing.

5

10

15

20

25

30

35

Various embodiments of the invention will now be described in detail by way of examples, with reference to accompanying figures, where:

Fig. 1 is an electronic package according to the prior art;

Fig. 2 depicts an electronic package according to an embodiment of the present invention;

Fig. 3 shows the high thick glue layer used in an embodiment of the present invention.

With reference now to the figures and in particular with reference to Fig.1, a cross-sectional view of an electronic package according to the prior art is shown. The figure depicts in particular a BGA 100 including a die device 110 attached to a substrate 120. The substrate 120 is provided on its bottom side with a plurality of connecting balls or bumps 142, 144 arranged in a matrix lay-out; the connecting balls 142, 144 are typically eutectic solder, such as Tin Lead These balls 142, 144 are used to connect the BGA package to a Printed Circuit Board (not shown). Different types of BGA are available, such as Plastic Ball Grid Array (PBGA), Ceramic Ball Grid Array (CBGA) and Tape Ball Grid Array (TBGA), the primary difference being the type of substrate material. This substrate 120 is generally fairly thin, in the order of 0.3 - 0.7 mm; this values increase the problem involved by the difference in the CTE of the die device 110 and the substrate 120.

A thick layer of solder mask (dry film) 150 is provided in order to increase the thickness of the protective material layer on the module substrate 120 top side, creating a cushion

10

15

2.0

25

30

35

effect between the die device 110 rigidity and the substrate 120 expansivity.

The die device 110 is then attached to a layer of this insulating material 150 by means of the glue 130.

The device 110 is wired to the electrical circuit on the substrate 120 by means of wires 160, through a thermo-sonic wire bonding operation and the assembly is then molded with a plastic resin 170.

With reference now to Fig.2, a cross-sectional view of an electronic package according to an embodiment of the present invention is shown. The figure depicts a BGA 200, wherein the die device 110 is attached to the substrate 120.

The substrate 120 is realized with different materials, such as plastic material, fiberglass laminate, epoxy reinforced woven fiberglass laminate, ceramic, polyimide, alumina. The substrate materials commonly used are rigid, having a high Coefficient of Thermal Expansion, with a value typically between 14 ppm and 25 ppm.

On the contrary, the die device 110, such as a chip or an active device, is typically realized with a material having a lower CTE; typically, such die 110 is made of Silicon, Germanium or Gallium Arsenide, with a CTE usually comprised between 2.5 ppm to 5 ppm.

In the depicted embodiment of the present invention, the die device 110 is attached to the substrate 120 by means of a high thick attach material layer 210, providing a predetermined mechanical stand-off between the die device 110 The attach material has a low and the substrate 120. viscosity, commonly comprised between 500 and 50.000 cps at 25°C; typically, the attach material is a glue, such as a thermoplastic glue, a termoset glue or a mix of thermoplastic and termoset materials; preferably, the glue is an epoxy glue, generally loaded with Silver particles for a better heat The attach material 210 has a CTE that is dissipation. greater than the CTE of the die device, thereby providing a cushion effect between the die device 110 rigidity and the substrate 120 expansivity. The present invention allows then

8

obtaining strain relieved BGA packages in the die attach area, with the result of avoiding fatigue failures at second level connection joints. All the balls 142 and 144, including the balls 144 placed underneath the die attach area, are then available, increasing the Input/Output capability of the electronic package and allowing production of smaller BGA. Those skilled in the art will appreciate that this solution is applicable even if the CTE of the die device is greater than the CTE of the substrate.

5

10

15

20

25

30

35

Fig. 3 shows in detail the high thick attach material layer used in an embodiment of the present invention. The controlled stand-off of the attach material 210 between the die device 110 and the substrate 120 is obtained by means of a plurality of spacer means 310. These spacers are not collapsible inclusion within the glue 210, stopping the die device sinking in the glue and automatically setting the required stand-off of die attach material.

Different types of spacers 310 may be used according to the present invention, such a rods, cubes; in an advantageous embodiment, these spacers 310 are small spheres. These spheres may be easily mixed to the attach material and does not have any problem in the dispensing of this glue onto the substrate; in addition, they have a very low cost being commonly used for sandblasting operations and they are available commercially in several diameters. These balls can be mixed or added to the die attach glue with a predetermined diameter based on the targeted glue thickness. Tested spheres diameters were in the range from 30  $\mu$ m to 130  $\mu$ m using commercially available die attach glues.

To determine a sitting plane for the die 110, a minimum number of spacers 310 are necessary, that is two rods or three cubes or spheres. In a preferred embodiment of the present invention, then the mixing operation has to statistically guarantee that at least three spheres are present per dispensed glue spot.

The possible quantity of included spheres, without affecting the functionality of the glue material in its

10

15

20

25

30

35

performances as adhesion, heat transfer, electrical conductivity, goes from three to a very high number up to representing the 30% of the total volume of the attach material (including the spacer means) between the silicon device and the die pad on the substrate.

The spacers 310 may be realized with different materials. Advantageously, the spacers 310 have a CTE not greater than the CTE of the glue material; this embodiment of the invention reduces the risk of any detachment of the die device from the substrate, due to the expansivity of the spacers. Preferably, the spacers 310 are made of glass (SiO2) in the case the CTE has to be driven by the compatibility with the composite laminate fiberglass material or corundum (Al2O3) in the case the CTE has to be the closest possible to the Silicon or Alumina CTE.

The proposed invention is fully compatible with the existing materials and does not affect their physical and chemical properties. It is a low cost and of an extremely easy implementation. In addition, this technique guarantee a silicon chip planarity with better yield in automatic bonding operation reducing the silicon tilt yield detractor.

The packaging method involved by the present invention is fully compatible with the current processes and related equipment used in the industry.

BGA modules are commonly manufactured starting from the substrate 120, such as an epoxy reinforced woven fiberglass laminate core structure.

The glue 210, typically epoxy glue loaded with Silver particles is dispensed onto the substrate 120 top side, typically in dots or according to a cross form. The spacers 310 are mixed to the glue 210, either before or after dispensing. In an advantageous embodiment of the present invention, these spacers 310 are mixed to the glue 210 before the step of dispensing the glue 210 onto the substrate 120; this embodiment it is low cost and does not require any additional equipment for placing the spacers 310 in the glue 210.

10

These spacers 310 are not collapsible inclusion within the glue 310, so that the die device 110, placed either manually or by a machine, is a flat surface that will soon meet the balls in the glue, stopping its sinking in the resin and automatically setting the required die attach material stand-off.

The device 110 is then wired to electrical circuit on the substrate and molded with a plastic resin as in the prior art process.

It should be noted that the process according to the present invention does not require any additional step of forming a dry film onto the substrate.

20

#### CLAIMS

- 1. An electronic package (200) including at least one die device (110) having a first CTE (Coefficient of Thermal Expansion) and a substrate (120) having a second CTE, said die device (110) being attached to said substrate (120) by means of an intermediate layer (210) including an attach material having a third CTE greater than the lower between said first and said second CTE.
- characterized in that
  said intermediate layer (210) further includes spacer means
  (310) for spacing said die device (110) form said substrate
  (120).
- 2. The electronic package (200) according to Claim 1, wherein said first CTE is lower than said second CTE.
  - 3. The electronic package (200) according to Claim 1 or 2, wherein said attach material (210) is a glue.
  - 4. The electronic package (200) according to any Claim from 1 to 3, wherein said spacer means (310) have a fourth CTE not greater than said third CTE.
    - 5. The electronic package (200) according to any Claim from 1 to 4, wherein said spacer means (310) are made of glass or corundum.
- 6. The electronic package (200) according to any Claim from 1 to 5, wherein the volume of said spacer means (310) is not more that the 30% of the volume of said intermediate layer (210).
- 7. The electronic package (200) according to any Claim from 1 to 6, wherein said spacer means include at least three spheres 30 (310).

12

8. The electronic package (200) according to Claim 7, wherein said spheres (310) have a diameter comprised between 20 $\mu$ m and 130 $\mu$ m.

- 9. The electronic package (200) according to any Claim from 1 to 8, wherein said electronic package is a BGA.
  - 10. A method of manufacturing an electronic package (200) including a die device (110) having a first CTE (Coefficient of Thermal Expansion) and a substrate (120) having a second CTE, said method including the steps of:
  - dispensing an attach material (210) onto said substrate (120), said attach material (210) having a third CTE greater than the lower between said first and said second CTE,

10

15

attaching said die device (110) to said substrate (120) by means of said attach material (210),

characterized by the step of

mixing spacer means (310) into said attach material (210) for spacing said die device (110) form said substrate (120).

11. The method according to Claim 10, wherein said step of mixing is performed before said step of dispensing.




Fig. 1




Fig. 2




Fig. 3

#### INTERNATIONAL SEARCH REPORT

Into onal Application No PCT/EP 95/04972

A. CLASSIFICATION OF SUBJECT MATTER IPC 6 H01L21/58				
According t	to International Patent Classification (IPC) or to both national class	fication and IPC		
	S SEARCHED			
IPC 6	documentation searched (classification system followed by classificated HOIL	on symbols)		
	tion searched other than minimum documentation to the extent that		earched	
Electronic	data base consulted during the international search (name of data base)	se and, where practical, search terms used)		
C. DOCUM	MENTS CONSIDERED TO BE RELEVANT			
Category *	Citation of document, with indication, where appropriate, of the n	clevant passages	Relevant to claim No.	
Y	US,A,4 545 840 (NEWMAN ROBERT ET October 1985	r AL) 8	1	
A	see column 5, line 23 - line 28; claims 1,6,9,10		3,5,7,8, 10	
Y	PATENT ABSTRACTS OF JAPAN vol. 011, no. 007 (E-469), 9 January 1987 & JP,A,61 182215 (TOSHIBA CORP), 14 August 1986, see abstract			
A	US,A,5 467 252 (NOMI VICTOR ET A November 1995 see column 5, line 6 - line 35;		1,3,9	
X Furt	ther documents are listed in the continuation of box C.	X Patent family members are listed in	in annex.	
'A' document defining the general state of the art which is not considered to be of particular relevance 'E' earlier document but published on or after the international filing date 'L' document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) 'O' document referring to an oral disclosure, use, exhibition or other means 'P' document published prior to the international filing date but		"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered in involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.  "&" document member of the same patent family  Date of mailing of the international search report  30.08.96		
	mailing address of the ISA  European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+ 31-70) 340-2040, Tx. 31 651 epo rd, Faic (+ 31-70) 340-3016	Authorized officer  De Raeve, R		

1

## INTERNATIONAL SEARCH REPORT

Int onal Application No PCT/EP 95/04972

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT					
Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.			
А	"CHIP-HEATSINK ATTACH USING CONTOURED ADHESIVE WITH GLASS STAND-OFFS" 1 August 1991 , IBM TECHNICAL DISCLOSURE BULLETIN, VOL. 34, NR. 3, PAGE(S) 161 - 162 XP000210487				

1

### INTERNATIONAL SEARCH REPORT

information on patent family members

Int onal Application No PCT/EP 95/04972

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US-A-4545840	08-10-85	NONE	
US-A-5467252	14-11-95	NONE	

DOCKET NO: MAS-FIN-403
SERIAL NO:
APPLICANT: B. Goller et al
LERNER AND GREENBERG P.A.
P.O. BOX 2480
HOLLYWOOD, FLORIDA 33022
TEL. (954) 925-1100

Form PCT/ISA/210 (patent family annex) (July 1992)